

PATENT
Attorney Docket 4360US(99-0890)

NOTICE OF EXPRESS MAILING

Express Mail Mailing Label Number: EL740533792US

Date of Deposit with USPS: March 21, 2001

Person making Deposit: Daniel Thatcher

APPLICATION FOR LETTERS PATENT

for

FOLDED INTERPOSER

Inventor:

Charles E. Larson

Attorney:
James R. Duzan
Registration No. 28,393
TRASK BRITT
P.O. Box 2550
Salt Lake City, Utah 84110
(801) 532-1922

FOLDED INTERPOSER

BACKGROUND OF THE INVENTION

[0001] Field of the Invention: The present invention relates to a semiconductor die package. More particularly, the present invention relates to a folded interposer used to increase the semiconductor die density of a high density semiconductor package.

[0002] Background of Related Art: As electronic devices, such as cell phones and personal digital assistants ("PDAs"), become smaller, more portable, and more technologically advanced, there is an increasing need for high density semiconductor die packages that can provide the necessary memory for these devices. New, high density semiconductor packages must be easily and cheaply manufactured with existing equipment. In addition, the package must maintain the reliability and quality of the semiconductor die. A semiconductor die package contains many electrical circuit components that must be interconnected to form functional, integrated circuits.

[0003] Consumers want their portable devices to perform the same functions as their desktop computers, therefore requiring large amounts of memory in a much smaller electronic device. One way of accomplishing this is to increase the density of a semiconductor die package by using the package's real estate more efficiently. One advantage of high density packaging is that it decreases the length of the connections between the semiconductor die and the package, allowing the semiconductor die to respond faster. Also, reducing the length of the connections reduces the signal propagation time and makes the signal paths less vulnerable to the effects of noise.

[0004] Numerous high density semiconductor packages exist in the art. However, these packages are ill-suited for use in small, portable electronic devices because they inefficiently use their real estate, which unnecessarily adds to the overall size of the package. For instance, United States Patent 5,128,831 issued to Fox, III et al. teaches a high density package composed of multiple submodules, each of which contains a chip bonded to a substrate. A spacer, which is at least as thick as the chip, is adhesively bonded to the peripheral upper surface of each submodule before the submodules are stacked to form the high density package. The thickness of the spacer causes a gap between each submodule. When multiple submodules

are needed, the cumulative effect of these gaps makes the package significantly larger than the size of the components used in the package.

ms
[0005] A multichip module comprised of stacked semiconductor die is disclosed in United States Patent 5,323,060, issued to Fogal et al. The semiconductor die are electrically connected to a substrate by extending long bond wires from bond pads on each semiconductor die to the substrate. In order to accommodate the loop height of the bond wires, a thick adhesive layer is applied between the semiconductor die. The adhesive layer must be thick enough that the bond wires of the lower semiconductor die do not contact the upper semiconductor die. This multichip module is not suited for small electronic devices because the adhesive layer between die increases the overall thickness of the semiconductor package.

ms
[0006] United States Patent 5,604,377 issued to Palagonia teaches a stack of semiconductor chips designed to be lightweight and to provide better cooling, mechanical shock, and vibration protection. The chips are separated by rigid, insulating interposers formed from a rack structure that contains shelves. The shelves provide electrical insulation and mechanical protection to the chips. The rigid shelves also prevent undue movement of the chips, while the spacing between shelves allows for adequate heat dissipation. Since the shelves are rigid and provide space between the chips, the packaging scheme is not suited for use in small electronic devices.

[0007] United States Patent 5,818,197 issued to Pierson et al. teaches an integrated circuit package that utilizes metallization features, located at opposite edges of each chip, to attach a stack of chips to a substrate. The chips are bonded together through their metallization features to form a chip stack, which is then bonded to the substrate. The thickness of the metallization features, in addition to the bonding material used, provides a "stand off" or separation between chips. This separation adds to the overall thickness of the integrated circuit package, making it incompatible for use in electronic devices that require small semiconductor packages.

ms
[0008] In United States Patent 5,994,166 issued to Akram et al. a dense semiconductor package comprising multiple substrates with attached flip chips is disclosed. The substrates are stacked on top of one another. Column-like connections positioned between the stacked substrates provide electrical communication. The electrical connections must be of sufficient

Sub #3 Cont
height to provide enough clearance between substrates to mount components and also must be of sufficient strength to provide support between the substrates. Since the column-like connections cause unused space between the substrates, this semiconductor package is incompatible with electronic devices that require small semiconductor packages.

Sub #4
[0009] While numerous high density semiconductor packages exist, they share a common disadvantage in that they inefficiently use the space of the semiconductor package. The unused or wasted space may be the result of thick adhesive layers between semiconductor die or may be caused by rigid interposers or other spacers. Small electronic devices, such as cell phones and PDAs, have very limited space and can not afford to waste any of this space. Reducing the wasted or unused space in a semiconductor die package is essential because large packages occupy too much of this limited space. It would be preferable to reduce the unused or wasted space in a stack of semiconductor die by more closely spacing the semiconductor die. It would be more preferable for the semiconductor die to be spaced substantially one on top of another. It would be most preferable for the overall size of a high density semiconductor package to be caused only by the thickness of the semiconductor die and a substrate, without substantial thickness coming from additional packaging or unused space.

Sub #5
[0010] Methods for connecting die to a substrate are well know in the art. For example, wire bonding, tape automated bonding ("TAB"), and controlled collapse chip connection ("C4") are commonly used to physically and electrically connect semiconductor die to a substrate. Wire bonding utilizes fine wire conductors bonded on one end to the substrate and on the other end to electrical contacts on the semiconductor die. Because wire bonding requires wires welded to the die, there must be adequate space to accommodate the wires. TAB utilizes patterned metal on a polymeric tape to join dice together. The joined semiconductor dice are attached to a substrate by outer lead bonding. C4, or flip chip, bonding uses solder balls on the surface of a semiconductor die to bond the semiconductor die to a substrate.

Sub #6
[0011] In addition to the above mentioned methods, the prior art also discloses using vias to attach a semiconductor die to a substrate and to provide electrical communication between the semiconductor die and substrate. The vias may be filled with conductive metal or flexible leads may be run through the vias to provide electrical communication. As mentioned above, United States Patent 5,128,831 issued to Fox, III et al. teaches a high density package

composed of multiple submodules, each of which contain a chip bonded to a substrate. Each substrate has a metallization pattern, which comprises multiple conductive traces. A spacer is adhesively bonded to the peripheral upper surface of each submodule before the submodules are stacked. Both the substrate and spacer contain vias that are coincident and substantially coaxial to each other when the package is assembled. The vias are filled with solder to electrically connect the traces of all the submodules. Similarly, United States Patent 5,148,266 issued to Kane et al., mentioned in more detail below, uses solid vias to electrically interconnect two chips on opposite sides of a flexible carrier.

[0012] United States Patents 5,252,857 and 5,682,061 issued to Khandros et al. disclose a semiconductor chip assembly containing a semiconductor chip and a substrate that are separated by an interposer. The interposer contains multiple apertures that extend from the first surface to the second surface of the interposer. Flexible leads extending through the apertures are used to connect the chip to terminals on the interposer. The interposer terminals are then connected to contact pads on the substrate. The flexible leads allow for movement of the contacts on the chip relative to the contacts on the substrate, thereby reducing the stresses caused by thermal cycling.

[0013] The semiconductor die industry has commonly used flexible components to ameliorate the problems associated with differential thermal expansion of a semiconductor die and substrate. If a die and substrate have different coefficients of expansion, the heat generated by operating an electronic device causes the die and substrate to expand at different rates. When the electronic device is turned off, the semiconductor die and substrate contract at different rates. Over time, these heat cycles place a large amount of mechanical stress on the electrical contacts and solder connections between the semiconductor die and substrate. After repeated cycles, the contacts and connections may fail. The semiconductor die industry has recognized two ways around this problem. First, the mechanical stress on the electrical contacts and solder connections can be minimized by using components that have similar coefficients of expansion. However, this severely limits the types of components that can be used together. A second way around this problem is to incorporate flexible components into the die package. Flexible components known in the art include interposers, circuits, circuit boards, and leads. For example, United States Patent 4,851,613 issued to Jacques teaches a flexible circuit board that

can be bent, rolled, or folded into a desired shape. The circuit board comprises a substrate, a layer of conductive material in which a circuit is formed, and an insulating layer. Surface mount devices, such as resistors, capacitors, and integrated circuits, can be mounted to the flexible circuit board. Use of the flexible circuit board allows for thermal expansion between the surface mount devices and circuit board without cracking solder joints or breaking electrical and physical connections.

Ref 87

[0014] In United States Patents 5,148,266 and 5,682,061 issued to Khandros et al., a semiconductor chip assembly containing an interposer and flexible leads is disclosed. The interposer separates a semiconductor chip and a substrate. The chip and substrate electrically communicate through flexible leads that run through apertures in the interposer. The leads connect the chip to terminals on the interposer, which are then connected to contact pads on the substrate. The flexible leads allow for movement of the contacts on the chip and therefore reduce the stresses caused by thermal cycling.

[0015] United States Patent 5,889,652 issued to Turturro teaches an integrated circuit package comprising an integrated circuit attached to a substrate. The substrate includes two portions, a bond portion and a contact portion, separated by a flexible portion. The integrated circuit is attached to the bond portion of the substrate, while the contact portion is attached to a printed circuit board. The flexible portion of the substrate allows for relative movement between the package and the circuit board, minimizing thermal expansion stress on the solder joints.

[0016] United States Patent 6,002,590 issued to Farnworth et al. teaches a printed circuit board that contains traces attached to a flexible trace surface. Components, such as ball grid array ("BGA") components, are attached to the traces. The flexible trace surface may be created by the top surfaces of flexible protuberances, which are formed by etching away substrate not covered by the traces. Alternatively, the flexible trace surface may be formed by depositing a flexible layer onto the printed circuit board. The flexible trace surface allows the traces to be displaced in a direction of thermal expansion of the attached components, thus preventing cracking of solder joints between the trace and component.

[0017] United States Patent 6,014,320 issued to Mahon et al. teaches a high density circuit module that is comprised of a flex circuit attached to a substrate. The flex circuit is attached to one side of the substrate and folded over to the other side of the substrate. The

resulting module includes integrated circuits on one side of the substrate and input/output pads on the opposite side.

ms
88
[0018] While the above mentioned inventions disclose flexible components in semiconductor die packages, they only disclose attaching one semiconductor die to a substrate. Since high density semiconductor packages are necessary for new generations of electronic devices, it would be preferable to combine flexible components with semiconductor die packages that can accommodate multiple semiconductor die.

ms
89
[0019] United States Patent 5,252,857 issued to Kane et al., discloses both of these features. A dense memory package is disclosed where two memory chips are mounted face-to-face on opposite sides of a flexible carrier or interposer. The two chips contain solder bumps that align when the chips are placed face to face. In addition, the interposer contains pads that are coated with low melting point solder. The bumps on the chips contact the pads on the interposer and are soldered together. Kane also discloses a plurality of pairs of chips mounted on opposite sides of a flexible carrier. The flexible carrier with the attached chips can be folded to connect with substrates, such as printed circuit boards. While Kane discloses a flexible carrier that can be used to connect multiple die to a printed circuit board or backplane, Kane discloses that the pairs of die are mounted face-to-face on opposite sides of the flexible carrier.

ms
90
[0020] The present invention solves the above mentioned problems. The present invention discloses a high density semiconductor package that has reduced or eliminated the unused space between stacked semiconductor die. The resulting high density semiconductor package of the present invention is small, and is therefore useful in portable electronic devices such as cell phones and PDAs.

SUMMARY OF THE INVENTION

224
R11

[0021] The present invention relates to a folded interposer and a high density semiconductor package that utilizes the folded interposer. The folded interposer is comprised of a thin, flexible material that can be folded around one or multiple semiconductor die. The folded interposer allows multiple semiconductor die to be efficiently stacked in a high density semiconductor package by reducing the unused or wasted space between stacked semiconductor die. The present invention also relates to a method of packaging semiconductor die in a high density arrangement and a method of forming the high density semiconductor die package. Finally, the present invention relates to a computer system that incorporates the folded interposer in a high density semiconductor die package.

BRIEF DESCRIPTION OF THE DRAWINGS

224
R12

[0022] While the specification concludes with claims particularly pointing out and distinctly claiming the present invention, the advantages of the invention can be more readily ascertained from the following detailed description of the invention when read in conjunction with the accompanying drawings in which:

[0023] FIG. 1 is a side view of an interposer of the present invention;

[0024] FIG. 2 is a side view of an interposer of the present invention folded around one semiconductor die;

224
R13

[0025] FIG. 3 is a side view of an interposer of the present invention folded around two semiconductor die;

[0026] FIG. 4 is a side view of an interposer of the present invention folded around two semiconductor die and attached to a substrate;

224
R14

[0027] FIG. 5 is a side view of an interposer of the present invention folded in a serpentine fashion around more than two semiconductor die; and

[0028] FIG. 6 is a side view of an interposer of the present invention showing electrical contacts on the top surface of the structure.

DETAILED DESCRIPTION OF THE INVENTION

[0029] Illustrated in drawing FIG. 1 is an interposer 10, which includes a first surface 16 and a second surface 18. The first surface 16 includes electrical contacts 20 for attaching the interposer 10 to a substrate (not shown), such as a printed circuit board. Vias 24 extend through the interposer 10 from the first surface 16 to the second surface 18 and are in communication with the electrical contacts 20. The folded interposer 10 is comprised of a thin, flexible material, such as an insulative polymer. The material has substantially the same width as a semiconductor die so that the material covers the surface of the semiconductor die. Preferably, the material should also be thermally conductive to allow for adequate dissipation of heat generated by the electrical circuitry.

mb
ms
FIG. 2
FIG. 3
FIG. 4
FIG. 5
FIG. 6
FIG. 7
FIG. 8
FIG. 9
FIG. 10
FIG. 11
FIG. 12
FIG. 13
FIG. 14
FIG. 15
FIG. 16
FIG. 17
FIG. 18
FIG. 19
FIG. 20
FIG. 21
FIG. 22
FIG. 23
FIG. 24
FIG. 25
FIG. 26
FIG. 27
FIG. 28
FIG. 29
FIG. 30
FIG. 31
FIG. 32
FIG. 33
FIG. 34
FIG. 35
FIG. 36
FIG. 37
FIG. 38
FIG. 39
FIG. 40
FIG. 41
FIG. 42
FIG. 43
FIG. 44
FIG. 45
FIG. 46
FIG. 47
FIG. 48
FIG. 49
FIG. 50
FIG. 51
FIG. 52
FIG. 53
FIG. 54
FIG. 55
FIG. 56
FIG. 57
FIG. 58
FIG. 59
FIG. 60
FIG. 61
FIG. 62
FIG. 63
FIG. 64
FIG. 65
FIG. 66
FIG. 67
FIG. 68
FIG. 69
FIG. 70
FIG. 71
FIG. 72
FIG. 73
FIG. 74
FIG. 75
FIG. 76
FIG. 77
FIG. 78
FIG. 79
FIG. 80
FIG. 81
FIG. 82
FIG. 83
FIG. 84
FIG. 85
FIG. 86
FIG. 87
FIG. 88
FIG. 89
FIG. 90
FIG. 91
FIG. 92
FIG. 93
FIG. 94
FIG. 95
FIG. 96
FIG. 97
FIG. 98
FIG. 99
FIG. 100

[0030] Illustrated in drawing FIG'S. 2 and 3 are that the interposer 10 is flexible enough to fold around one or multiple semiconductor die 12. Preferably, the semiconductor die 12 are bare, unpackaged die. As is illustrated in drawing FIG. 2 (vias not shown), the interposer 10 surrounds at least three sides of one semiconductor die 12, to form an intermediate packaging structure 28. Illustrated in drawing FIG. 3 (vias not shown) is an intermediate packaging structure 28 containing multiple semiconductor die 12, wherein the interposer 10 surrounds at least two sides of each semiconductor die.

mb
ms
FIG. 2
FIG. 3
FIG. 4
FIG. 5
FIG. 6
FIG. 7
FIG. 8
FIG. 9
FIG. 10
FIG. 11
FIG. 12
FIG. 13
FIG. 14
FIG. 15
FIG. 16
FIG. 17
FIG. 18
FIG. 19
FIG. 20
FIG. 21
FIG. 22
FIG. 23
FIG. 24
FIG. 25
FIG. 26
FIG. 27
FIG. 28
FIG. 29
FIG. 30
FIG. 31
FIG. 32
FIG. 33
FIG. 34
FIG. 35
FIG. 36
FIG. 37
FIG. 38
FIG. 39
FIG. 40
FIG. 41
FIG. 42
FIG. 43
FIG. 44
FIG. 45
FIG. 46
FIG. 47
FIG. 48
FIG. 49
FIG. 50
FIG. 51
FIG. 52
FIG. 53
FIG. 54
FIG. 55
FIG. 56
FIG. 57
FIG. 58
FIG. 59
FIG. 60
FIG. 61
FIG. 62
FIG. 63
FIG. 64
FIG. 65
FIG. 66
FIG. 67
FIG. 68
FIG. 69
FIG. 70
FIG. 71
FIG. 72
FIG. 73
FIG. 74
FIG. 75
FIG. 76
FIG. 77
FIG. 78
FIG. 79
FIG. 80
FIG. 81
FIG. 82
FIG. 83
FIG. 84
FIG. 85
FIG. 86
FIG. 87
FIG. 88
FIG. 89
FIG. 90
FIG. 91
FIG. 92
FIG. 93
FIG. 94
FIG. 95
FIG. 96
FIG. 97
FIG. 98
FIG. 99
FIG. 100

[0031] Methods of attaching a semiconductor die to a substrate are well known in the art. Any means known in the art for attaching the semiconductor die to the interposer may be used in the present invention. Intermediate packaging structure 28, which includes the interposer 10 and attached semiconductor die 12, is attached to a substrate to form a high density semiconductor package 14.

mb
ms
FIG. 2
FIG. 3
FIG. 4
FIG. 5
FIG. 6
FIG. 7
FIG. 8
FIG. 9
FIG. 10
FIG. 11
FIG. 12
FIG. 13
FIG. 14
FIG. 15
FIG. 16
FIG. 17
FIG. 18
FIG. 19
FIG. 20
FIG. 21
FIG. 22
FIG. 23
FIG. 24
FIG. 25
FIG. 26
FIG. 27
FIG. 28
FIG. 29
FIG. 30
FIG. 31
FIG. 32
FIG. 33
FIG. 34
FIG. 35
FIG. 36
FIG. 37
FIG. 38
FIG. 39
FIG. 40
FIG. 41
FIG. 42
FIG. 43
FIG. 44
FIG. 45
FIG. 46
FIG. 47
FIG. 48
FIG. 49
FIG. 50
FIG. 51
FIG. 52
FIG. 53
FIG. 54
FIG. 55
FIG. 56
FIG. 57
FIG. 58
FIG. 59
FIG. 60
FIG. 61
FIG. 62
FIG. 63
FIG. 64
FIG. 65
FIG. 66
FIG. 67
FIG. 68
FIG. 69
FIG. 70
FIG. 71
FIG. 72
FIG. 73
FIG. 74
FIG. 75
FIG. 76
FIG. 77
FIG. 78
FIG. 79
FIG. 80
FIG. 81
FIG. 82
FIG. 83
FIG. 84
FIG. 85
FIG. 86
FIG. 87
FIG. 88
FIG. 89
FIG. 90
FIG. 91
FIG. 92
FIG. 93
FIG. 94
FIG. 95
FIG. 96
FIG. 97
FIG. 98
FIG. 99
FIG. 100

[0032] The present invention also relates to a high density semiconductor die package 14 utilizing the folded interposer 10. As is best illustrated in drawing FIG'S. 4 through 6, the folded interposer 10 is used to attach one or multiple semiconductor die 12 to a substrate 22, thus forming the high density semiconductor package 14. The interposer 10, which has two surfaces, is folded around the semiconductor die 12 to form intermediate packaging structure 28. As is best illustrated in drawing FIG. 2 (vias not shown), the interposer 10 surrounds at least three sides of one semiconductor die 12 in intermediate packaging structure 28. Illustrated in drawing

FIG. 3 (vias not shown) is an intermediate packaging structure 28 containing two semiconductor die 12, wherein the interposer 10 surrounds at least two sides of each semiconductor die. Since the bond pads 26 of each semiconductor die must be in contact with vias 24, multiple semiconductor die 12 must be positioned in groups of two in a back-to-back configuration so that all semiconductor die 12 are in electrical communication with substrate 22. Intermediate packaging structure 28 is then attached to the substrate 22 through the electrical contacts 20 on the first surface 16 of the interposer. The substrate 22 may be any type of semiconductor substrate known in the art, such as a printed circuit board. The semiconductor die 12 and substrate 22 are in electrical communication through the bond pads 26 and the electrical contacts 20, which are in contact with the vias 24. The vias 24 may be filled with a conductive material to provide electrical communication between the semiconductor die 12 and substrate 22.

[0033] The high density semiconductor die package 14 accommodates more than two semiconductor die by weaving the flexible interposer 10 around groups of two semiconductor dice. Since the bond pads 26 of each die must be in contact with vias 24, the two semiconductor dice 12 must be positioned in a back-to-back configuration so that all semiconductor die 12 are in electrical communication with substrate 22. As is illustrated in drawing FIG. 5 (bond pads and vias not shown), the interposer weaves in a serpentine fashion between groups of two semiconductor dice.

[0034] As is illustrated in drawing FIG. 5 (bond pads, vias, and substrate not shown), the present invention also relates to a method of packaging semiconductor die in a high density arrangement. The semiconductor die are packaged by providing at least one semiconductor die 12, a flexible interposer 10, and a substrate 22. The interposer 10 is folded around and attached to the semiconductor die 12. The interposer 10 has a first surface 16, a second surface 18, and vias 24 that extend through the interposer 10 from the first surface 16 to the second surface 18. The first surface 16 includes electrical contacts 20. The semiconductor die 12 are attached to the interposer 10 through bond pads 26 on the active surface of the semiconductor die 12 to form intermediate structure 28. Intermediate packaging structure 28 is then attached to substrate 22 through the electrical contacts 20 to form a high density semiconductor package 14. This attachment also results in electrical communication between the semiconductor die 12 and the substrate 22. In a high density semiconductor package 14 containing one semiconductor die 12,

the interposer 10 is folded around the semiconductor die 12 so that at least three sides of the semiconductor die are surrounded, as is illustrated in drawing FIG. 2 (vias and substrate not shown). In a high density package 14 containing two semiconductor die 12, the interposer 10 surrounds at least two sides of each semiconductor die 12, as is illustrated in drawing FIG. 3 (vias and substrate not shown). Illustrated in drawing FIG. 5 (bond pads, vias, and substrate not shown) is that the interposer 10 weaves in a serpentine fashion between semiconductor die 12 stacked in groups of two when a high density package 14 containing more than two semiconductor dice 12 is desired. Additionally, electrical contacts 20 may be applied to a top surface 30 of the package 14, as is shown in drawing FIG. 6 (bond pads, vias, and substrate not shown), so that the package 14 can be attached to other semiconductor devices, depending on the desired application.

[0035] The present invention also relates to a method of forming a high density semiconductor die package 14. The high density semiconductor die package 14 is formed by providing the interposer 10 and at least one semiconductor die 12. The semiconductor die 12 are attached to the interposer 10 to form intermediate packaging structure 28. The intermediate packaging structure 28 is attached to substrate 22 through methods well known in the art, such as wire bonding, C4, TAB, and bonding through vias. In applications where more than two semiconductor dice are desired, the semiconductor die 12 are attached to the interposer 10 in groups of two in a back-to-back configuration. Electrical connection between the substrate 22 and semiconductor die 12 is established through the electrical contacts 20 and vias 24 on the interposer 10. Additionally, electrical contacts 20 may be applied to a top surface 30 of the package 14, as is shown in drawing FIG. 6 (bond pads and vias not shown), so that the package 14 can be attached to other semiconductor devices, depending on the desired application.

[0036] The present invention also relates to a computer system using the folded interposer 10 and high density semiconductor die package 14. The computer system is comprised of an input device, an output device, a processor, and a memory module. The processor is coupled to the input and output devices. The memory module is coupled to the processor. The memory module includes a module board and the high density semiconductor package 14, which are in electrical contact with each other. The high density semiconductor package 14 utilizes the folded interposer 10 as has been described above.

